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Metal-high-k-high-k-oxide-semiconductor capacitors and field effect transistors using
SONOS ͑polysilicon-oxide-nitride-oxide-silicon͒ flash memory is one of the most attractive candidates for nonvolatile memories. It has the advantages of lower programing voltage, smaller cell size, and better endurance over the floating-gate devices. The faster programing speed and lower operating voltage of SONOS devices were accomplished in the past by reducing the tunnel oxide thickness. [1] [2] [3] [4] However, the retention time and erase speed remain as the two major problems of SONOS flash memory. Several efforts have been made to improve the retention time of SONOS devices. She et al. 5 used HfO 2 to replace Si 3 N 4 and obtained a higher conduction band offset for better retention. Minami et al. 6 improved retention by using blocking oxide and Bu et al. 7 improved retention by high-temperature deuterium annealing. Choi et al. 8 and Lee et al. 9 improved program/erase speed and retention by using high-k dielectrics as the blocking oxide. Tan et al. 10 In this work, metal-high-k-dielectric-high-k-dielectricoxide-silicon ͑MHHOS͒ capacitors and field effect transistors were fabricated using Ta 2 O 5 as the charge storage layer and La 2 O 3 as the blocking oxide. The potential advantages are fast programing time and low program/erase voltage. Figure 1 shows the energy band diagrams of the Al/ La 2 O 3 /Ta 2 O 5 / SiO 2 / Si transistor under ͑a͒ positive and ͑b͒ negative gate biases. In order to construct all band diagrams, the work functions of Ta 2 O 5 , La 2 O 3 , and HfO 2 must be 3.2, 1.75, and 2.05 eV, respectively. 13, 14 The conduction band offset between the tunneling oxide and the high-k dielectric layer is 2.25 eV for the Ta 2 O 5 / SiO 2 interface. 13 The large conduction band offset is expected to improve the programing speed and the retention properties. A deep trap level in Ta 2 O 5 was reported at 2.7 eV ͑Ref. 15͒ below the conduction band edge which is much deeper than the 1 eV trap level in Si 3 N 4 . A deeper trap level is expected to help retention. La 2 O 3 is chosen to be the blocking oxide due to its high dielectric constant of about 25 and its large conduction band offset of 1.45 eV at the Ta 2 O 5 /La 2 O 3 interface. The large conduction band offset is expected to give better blocking efficiency which will improve memory window and programing speed. High-k blocking layer is also expected to reduce the program/erase voltage.
p-type, ͑100͒ orientation, 4 in. diameter silicon wafers with 1 -10 ⍀ cm resistivity were used as the starting substrates. A 3 nm tunneling oxide ͑SiO 2 ͒ was thermally grown by dry oxidation at 900°C. The charge storage layer ͑Ta 2 O 5 ͒ was deposited by rf magnetron sputtering under a pressure of 1.1ϫ 10 −3 torr at room temperature in argon gas. The purity of Ta 2 O 5 target is 99.9%. The thickness of the Ta 2 O 5 layer is 20 nm. The Ta 2 O 5 films were either as deposited or annealed at 400, 500, and 600°C. The annealing was performed in nitrogen at a flow rate of 3 SCCM ͑SCCM denotes standard cubic centimeters per minute at STP. After annealing, the blocking layer La 2 O 3 was deposited by rf magnetron sputtering under a pressure of 1.1ϫ 10 −3 torr at room temperature in argon gas. The thickness of the La 2 O 3 blocking layer is 20 nm. For transistor processing, a 500 nm oxide was grown by wet oxidation and used as the field oxide. The source and drain windows were defined by wet etching and doped by arsenic implantation ͑5 ϫ reactive ion etch and in SiO 2 and La 2 O 3 by buffered oxide etch. The 300-nm-thick top aluminum electrodes were evaporated by dc sputtering. Postmetallization annealing was performed at 400°C in N 2 for 30 s. The crystalline phase of the high-k dielectric films was identified by x-ray diffraction ͑Shimatzu XD-5͒ using Cu K␣ radiation. From the x-ray diffraction results, the Ta 2 O 5 film is amorphous after annealing. Separate MHHOS capacitors were also fabricated. The I-V characteristics were measured using Keithley 236 electrometer and the C-V characteristics using high frequency C-V meter MegaBytek Mi-494. 
